

Electronic Technology Design and Workshop

Presented and updated by

Przemek Sekalski

DMCS room 2

2007



Electronic Technology Design and Workshop

Lecture 5

Microelectronics technology




Acknowledgement

During preparation of this lecture many photos and descriptions was taken from various web pages. To clarify the lecture I have not included all web addresses however I acknowledge the invaluable support







CMOS Structure



Silicon Integrated Circuits Technology

- Silicon wafer fabrication
- Silicon devices fabrication
- On-wafer testing
- Wafer-cutting
- Packaging
- Final testing



Silicon wafer fabrication

- **Monocrystalic silicon fabricating**
- **Cutting**
- **Mechanical and chemical polishing**



Monocrystalic silicon fabricating



Let's dig the microchips ... silica SiO₂...

Monocrystalic silicon fabricating

Pure silicon crystals are very rare (inclusions with gold and in volcanic exhalations).

Commonly silicon is found in the form of silicon dioxide SiO_2 (silica), and silicate.


Measured by mass, silicon makes up 26% of the Earth's crust.

It is, after oxygen, the second most abundant element on Earth.



Monocrystalic silicon fabricating

Silicon is commercially prepared by the reaction of high-purity silica with wood, charcoal, and coal, in an electric arc furnace using carbon electrodes. At temperatures over 1900 °C, the carbon reduces the silica to silicon according to the chemical equation:




Crystal growing techniques:

- **Bridgman technique**
- **Czochralski technique (the most common)**
- **Float-zone silicon technique**




Czochralski method


Dopant impurity atoms such as **boron** or **phosphorus** are added to the molten intrinsic silicon to create the n-type or p-type extrinsic silicon




Silicon chunks
with silica



Molten silicon
1600-1900 °C
Si melting point 1414 °C



Seed silicon
monocrystal
insertion



Silicon ingot
creation

Whole process is done in the inert atmosphere, such as argon


Czochralski method



The process is named after Polish scientist Jan **Czochralski**, who discovered the method in **1916** while investigating the crystallization rates of metals

The ingots might be up to **1 to 2 metres** long and the diameter is around **200 mm and 300 mm**.

The largest silicon ingots produced today are **400 mm** in diameter.



Monocrystalic silicon fabricating


- Impurity atom concentration - less than 10^{13} at/cm³
- One impurity atom per 10 billion atoms of silicon




Monocrystal cutting

The ingot is cut into the wafer using the diamond saw.
(slices thickness around 0,5-1mm).

The wafer surface has many crystal net damages.
Mechanical and chemical polishing is needed.





Mechanical and chemical polishing (CMP)




from wikipedia

Crystal orientation markers




N-type

$\langle 100 \rangle$




$\langle 111 \rangle$




\longleftrightarrow
 $\langle 110 \rangle$

P-type


$\langle 100 \rangle$




$\langle 111 \rangle$



Some crystallography





Silicon crystal seen along
the $\langle 110 \rangle$ direction



Silicon crystal seen along
the $\langle 100 \rangle$ direction.

Till now we have ...
wafers



Technology Process Steps

initial oxide	high-resistive implant	BPSG deposition/reflow
first nitride deposition	high-resistive mask	contact mask
NTUB mask	poly1 doping	contact etch
well etch (nitride)	capacitor oxide	plug implant mask
NTUB implant	poly2 deposition	plug implant / anneal
well oxidation	poly2 doping	barrier deposition
self aligned P-well implant	poly2 mask	metal1 deposition
well drive-in	poly2 etch	metal1 mask
pad oxide	poly1 mask	metal1 etch
second nitride deposition	poly1 etch	IMD / planarisation
active area mask	N-LDD mask	via mask
active area etch (nitride)	N-LDD implant	via etch
N-field mask	P-LDD implant	metal2 deposition
N-field implant	spacer formation	metal2 mask
field oxide	N+ implant mask	metal2 etch
sacrificial oxide	N+ implant	passivation deposition
Vt adjust implant	P+ implant mask	pad mask
gate oxide	P+ implant	pad etch
poly1 deposition	S/D anneal	alloy
		back side grinding



Silicon devices and interconnection fabrication

- Changing characteristic of material or new layer applying (deposition)
- (Photo) lithography
- Etching



Changing characteristic of material

- **Doping by diffusion**
- **Doping by ion implantation**
- **Substrate oxidation**



Diffusion

Physical phenomenon where particles such as impurity atoms in a semiconductor tend to flow from high concentration to low concentration


- Temperature 800 - 1200°C
- Boron, phosphor or arsenic atoms tend to penetrate the silicon
- Impurity atoms introduced by implantation, deposition, or epitaxy then diffuse during any high temperature steps in an IC process



Ion Implantation

Process by which ionized atoms are accelerated into semiconductor substrate through high electrical field

- Ion energy: hundreds keV
- Need of post-process heating
- Followed by diffusion
- High accuracy of the process



Substrate Oxidation

Grubość tlenku [nm]	Zastosowanie warstwy	Podstawowa metoda wytwarzania
2 - 6	tlenki tunelowe	utlenianie termiczne w suchym tlenie
15 - 50	tlenki bramkowe oraz kondensatorowe	utlenianie termiczne w suchym tlenie
20 - 50	tlenki "podkładowe" w technologii LOCOS	utlenianie termiczne w suchym tlenie
200 - 500	tlenki maskujące oraz pasywujące powierzchnię	utlenianie termiczne w parze wodnej lub CVD
300 - 1000	tlenki polowe	utlenianie termiczne w parze wodnej



Substrate Oxidation



Process where a layer of silicon dioxide is thermally grown on a silicon wafer

At elevated temperature, a gas containing oxygen or a water vapor flows through a furnace and onto a silicon surface causing a chemical reaction



Substrate Oxidation

- Temperature 950 - 1150°C
- In the growth of the oxide, the thickness of the silicon layer is consumed by 45%
- Speed depends on temperature and pressure
- Dry or wet:



New layer deposition

Epitaxy (homo)

The growth of a single crystal semiconductor film on a single crystal substrate of the same semiconductor

Epitaxy (hetero)

The growth of semiconductor layers on substrates of different types



New layer deposition


- Chemical Vapour Deposition (CVD)
 - Low Pressure CVD (LPCVD)
 - Plasma Enhanced CVD (PECVD)
 - Ultrahigh vacuum CVD (UHVCVD)
 - And plenty others...
- Physical Vapour Deposition (PVD)
 - Evaporative deposition
 - Electron Beam Physical Vapor Deposition
 - Sputter deposition
 - Cathodic Arc Deposition
 - Pulsed laser deposition



Chemical Vapour Deposition

- Polycrystalline silicon - epitaxy

950 - 1250 °C



- Silicon nitride

300 °C PECVD, 700 °C LPCVD



- Silicon dioxide

450-600 °C



Physical Vapour Deposition

- **Thin film technology**
- **Evaporation or ion bombing (sputtering)**
- **Metalisation**



Lithography

- Photoresist deposition on silicon wafer
- Exposition to UV light
- Light exposed or unexposed area dissolving (by soaking in a solution - called developer)
- Technological operation on exposed regions
- Chemical removing remaining photoresist



Lithography

- Photoresist deposition on silicon wafer
- Exposition to UV light
- Light exposed or unexposed area dissolving (by soaking in a solution - called developer)
- Technological operation on exposed regions
- Chemical removing remaining photoresist



substrate

The diagram shows a rectangular substrate with a grey bottom half and a green top half. The word 'substrate' is written in black text on the grey portion.



Lithography

- Photoresist deposition on silicon wafer
- Exposition to UV light
- Light exposed or unexposed area dissolving (by soaking in a solution - called developer)
- Technological operation on exposed regions
- Chemical removing remaining photoresist




substrate

The diagram shows a rectangular substrate with a light blue top layer and a grey bottom layer. The word 'substrate' is written in black text on the grey layer.


Lithography

- Photoresist deposition on silicon wafer
- Exposition to UV light
- Light exposed or unexposed area dissolving (by soaking in a solution - called developer)
- Technological operation on exposed regions
- Chemical removing remaining photoresist




Lithography

- Photoresist deposition on silicon wafer
- Exposition to UV light
- Light exposed or unexposed area dissolving (by soaking in a solution - called developer)
- Technological operation on exposed regions
- Chemical removing remaining photoresist




Lithography

- Photoresist deposition on silicon wafer
- Exposition to UV light
- Light exposed or unexposed area dissolving (by soaking in a solution - called developer)
- Technological operation on exposed regions
- Chemical removing remaining photoresist



Lithography

- Photoresist deposition on silicon wafer
- Exposition to UV light
- Light exposed or unexposed area dissolving (by soaking in a solution - called developer)
- Technological operation on exposed regions
- Chemical removing remaining photoresist



Lithography


- Photoresist deposition on silicon wafer
- Exposition to UV light
- Light exposed or unexposed area dissolving (by soaking in a solution - called developer)
- Technological operation on exposed regions
- Chemical removing remaining photoresist



Lithography

- Photoresist deposition on silicon wafer
- Exposition to UV light
- Light exposed or unexposed area dissolving (by soaking in a solution - called developer)
- Technological operation on exposed regions
- Chemical removing remaining photoresist


i.e. ion deposition



Lithography

- Photoresist deposition on silicon wafer
- Exposition to UV light
- Light exposed or unexposed area dissolving (by soaking in a solution - called developer)
- Technological operation on exposed regions
- Chemical removing remaining photoresist


i.e. ion deposition and heating (diffusion)



Lithography

- Photoresist deposition on silicon wafer
- Exposition to UV light
- Light exposed or unexposed area dissolving (by soaking in a solution - called developer)
- Technological operation on exposed regions
- Chemical removing remaining photoresist


i.e. ion deposition and heating (diffusion)



Lithography

- Photoresist deposition on silicon wafer
- Exposition to UV light
- Light exposed or unexposed area dissolving (by soaking in a solution - called developer)
- Technological operation on exposed regions
- Chemical removing remaining photoresist

i.e. ion deposition and heating (diffusion)




Lithography

- Thin silicon dioxide deposition




Lithography

- Photoresist deposition and exposition to UV




Lithography

- Etching




Lithography

- Etching




Lithography

- Polysilicon deposition



Lithography

- Photoresist removal




Lithography

- Silicon dioxide deposition




Lithography

- Photoresist deposition and exposition to UV




Lithography

- Etching



Lithography


- Metalisation



Lithography

- Photoresist removal

Do you know this structure ?



Exposing methods


- **Whole-wafer projection lithography**
- **contact printing**
- **direct step-on-wafer (multiply wafer exposition)**




Lithography types

- Optical (mostly UV)
- Roentgen
- Electron
- Ion

The wavelength determine the mask precision (diffraction phenomenon)




Photolithography and technology vs. wavelength




Source: Numerical Technologies <http://www.numeritech.com>

Optical Proximity Correction



Source: Numerical Technologies <http://www.numeritech.com>

Phase-Shifting Masks



Source: Numerical Technologies <http://www.numeritech.com>

Etching

Photo-resist patterns printed by lithography must be transferred onto layers that comprise the integrated circuit

A common process is to selectively etch away the layer material not covered by resist.

The etching process can be used to etch contacts holes in an oxide layer or etch most polysilicon materials away to leave narrow islands for MOSFET gates




Etching

- Wet and dry
- Dry etching
 - physical (i.e. sputtering: high accelerated ions bombard the etched material)
 - chemical (etching compound)
 - mixed
 - photochemical
- Dry etching method advantages:
 - Selectivity - high resolution
 - High anisotropy





Lithography, deposition, implantation, etching





And finally the wafer with many devices on board

On-wafer testing



Dicing






dies



Dice packaging




Packaging

Wire Bond CABGA Cross Section





Pins number is growing





Next lecture

More complex devices : MUX, flip-flops

Thank you for your attention

