STM32CubeIDE – First Steps

Configuration manual for STM32CubeIDE in Laboratory M (DMCS)

1. Run **STM32CubeIDE 1.10.1** application using Start Menu or desktop icon.



2. First, the IDE asks for a directory for your workspace. All your projects created during laboratory classes will be located there (by default). Please select the directory located in the network drive related to your account. It ensures your workspace will be archived and accessible during all the classes.

IDE STM32Cubel	DE Launcher	×	
Select a direct			
STM32CubelDE	uses the workspace directory to store its preferences and development artifacts.		
Workspace:	J:\stm_workspace ~	Browse	
Use this as t	he default and do not ack again		
Decent Worl			
Recent work	opaces		
	Launch	Cancel	
OneDrive	V Devices and drives (1)		
📃 This PC	51.0 GB free of 231 GB		
💣 Network	V Network locations (3)		
	Embedded_Systems (\\drax) (K:) programs (\\drax) (L:)		
	1.92 TB free of 15.7 TB 5 O download wheet (1b)		
	1.92 TB free of 15.7 TB		
Fo	older: This PC		Ť
	Select Fol	der Cancel	

3. When the application is opened, configure the location of repository with development libraries for the STM32L496 microcontroller.



From top menu bar open select option: Window >> Preferences

4. In the Preferences window go to section STM32Cube >> Firmware Updater and change the Firmware installation repository to K:\stm32 repository

IDE Preferences	- D X
type filter text	Firmware Updater $\hookrightarrow \checkmark$ §
> General	Firmware Updater
> C/C++ > Help > Install/Update > Remote Development	Repository Setup Firmware installation repository K:\stm32_repository Browse
 Run/Debug STM32Cube Device Configuration Toi End User Agreements File Association Firmware Updater MPU Serial Serial Wire Viewer Target Status Toolchain Manager SWTChart Extensions Terminal Version Control (Team) 	Connection Setup See 'Network Connections' for settings related to network connections Connection Mode Off Line Mode Check and Update Firmware packs Settings Automatic Check Interval between two Checks (days) Manual Check Target Selector Device Database Auto-Refresh No Auto-Refresh at Application start Auto-Refresh Data-only at Application start Auto-Refresh Data and Docs at Application start Interval between two data-refreshs (days) Check Connection
	Check your connection Check Connection
< >	Restore Defaults Apply
? 🖻 🗹	Apply and Close Cancel

5. Confirm new settings by clicking 'Apply and Close' button

6. Start creating you first project using option: File >> New >> STM32 Project



7. In the next window, select the Part Number. It specifies the model of the microcontroller that will be used in the project. For the KAmeleon evaluation board, it should be STM32L496ZGT6. Select correct Part Number (as in the figure below) and click Next to continue.

CU/MPU Selector Board Selector Examp CU/MPU Filters	ble Selector	Cross Selector					
★ 🔂 🛱 ১		Features	Block Diagram	Docs & Resources	📑 Datasheet	📑 Buj	у
Commercial Part Number	~	STM32L4 Series					
Q +	-	STM32L496ZG	T6 Ultra-low-power memory, USB C	r with FPU Arm Cortex-N DTG, LCD, DFSDM	14 MCU 80 MHz with 1 M	Mbyte of Flash	
PRODUCTINEO	~	ACTIVE	Unit Price for 10kU (US	S\$):7.8258			
Comment	<u> </u>	Product is in mass produ	ction		LQFP 144 20x20x1.	4 mm	
Series		The STM32L496xx devi	ces are ultra-low-power micro	controllers based on the high-	performance Arm [®] Cortex [®] -I	VI4 32-bit RISC core	
		The STM32L496xx devices are ultra-low-power microcontrollers based on the high-performance Arm Cortex -M4 32-bit RISC core operating at a frequency of up to 80 MHz. The Cortex-M4 core features a Floating point unit (FPU) single precision that supports all					
Line	>	operating at a frequenc	y of up to 80 MHZ. The Cortes	(-M4 core reatures a Floating p ad data types. It also intra-	to a full act of DED instruction	no and a momon	
Line Marketing Status	> >	operating at a frequenc Arm [®] single-precision d protection unit (MPU) w	y of up to 80 MHz. The Cortex ata-processing instructions a hich enhances application sec	K-M4 core features a Floating p nd data types. It also implement curity.	nts a full set of DSP instructio	ins and a memory	
Line Marketing Status Price	> > >	operating at a frequenc Arm [®] single-precision d protection unit (MPU) w The STM32L496xx devi memory controller (FSM	y of up to 80 MHZ. The Cortex ata-processing instructions a nich enhances application sec ces embed high-speed memo (C) for static memories (for de	K-M4 core reatures a Floating p nd data types. It also implemen curity. vries (up to 1 Mbyte of Flash m evices with packages of 100 pir	emory, 320 Kbyte of SRAM), ns and more), a Quad SPI Fla	a flexible external ash memories interfi	ace
Line Marketing Status Price Package	> > > >	operating at a frequenc Arm [®] single-precision d protection unit (MPU) wi The STM32L496xx devi memory controller (FSM (available on all packag and a 32-bit multi-AHB I	y of up to 80 MHZ. The Contex ata-processing instructions a rich enhances application set ces embed high-speed memo (C) for static memories (for de es) and an extensive range o sus matrix.	C-M4 core reatures a Floating p nd data types. It also implemer unity. vries (up to 1 Mbyte of Flash m evices with packages of 100 pin of enhanced I/Os and peripheral	emory, 320 Kbyte of SRAM), ns and more), a Quad SPI Fla als connected to two APB bus	a flexible external ash memories interfa ses, two AHB buses	ace
Line Marketing Status Price Package Core	> > > >	operating at a frequenc Arm [®] single-precision d protection unit (MPU) wi The STM32L496xx devi memory controller (FSM (available on all packag and a 32-bit multi-AHB t The STM32L496xx devi	y of up to 80 MHZ. The Cortex ata-processing instructions at ich enhances application sec resembed high-speed memor (C) for static memories (for de es) and an extensive range o ous matrix. ces embed several protection	C-N4 core reatures a Hoating p nd data types. It also implemer unity. vries (up to 1 Mbyte of Flash m evices with packages of 100 pin f enhanced I/Os and periphera a mechanisms for embedded Flash.	this a full set of DSP instruction emory, 320 Kbyte of SRAM), as and more), a Quad SPI Fiz als connected to two APB bus lash memory and SRAM: rear	a flexible external ash memories interfa ses, two AHB buses dout protection. writ	ace te
Line Marketing Status Price Package Core Coprocessor	> > > > >	operating at a frequenc Arm [®] single-precision d protection unit (MPU) wi The STM32L496xx devi memory controller (FSM (available on all packag and a 32-bit multi-AHB The STM32L496xx devi	y of up to su MHZ. The Contex state-processing instructions a hich enhances application ser- ces embed high-speed memo (C) for static memories (for de es) and an extensive range o us matrix. tes embed several protection	C-N4 core reatures a Hoating p and data types. It also implement unity. units (up to 1 Mbyte of Flash m evices with packages of 100 plin if enhanced I/Os and periphera a mechanisms for embedded Flash and the state of the state of the state of the state of the state of the state of the state of the state of the mechanisms for embedded Flash state of the state of the state of the state of the state of the state of the state of th	this a full set of DSP instruction emory, 320 Kbyte of SRAM), is and more), a Quad SPI Fi als connected to two APB bus lash memory and SRAM: rear	a flexible external ash memories interfi- ses, two AHB buses dout protection. writ	ace te
Line Marketing Status Price Package Core Coprocessor	> > > > > >	operating at a frequenc Am [®] single-precision of protection unit (MPU) wi The STM32L496xx devi memory controller (FSM) (available on all packag and a 32-bit multi-AHB The STM32L496xx devi MCUs/MPUs List: 3 items	y of up to su MH2. The Contex stat-processing instructions as hich enhances application sec- ces embed high-speed memor (C) for static memories (for de es) and an extensive range o us matrix. Les embed several protection	CHA core reatures a Floating p and data types. It also implement curity. Units (up to 1 Mbyte of Flash m evices with packages of 100 pint enhanced I/Os and periphera in mechanisms for embedded F any similar items. The core of the period.	to a full set of DSP instructio emory, 320 Kbyte of SRAM), ns and more), a Quad SPI Fi als connected to two APB bus lash memory and SRAM, rear	a flexible external ash memorizes interfuses, two AHB buses dout protection. writ	ace te
Line Marketing Status Price Price Core Core Coprocessor MEMORY		operating at a frequenc Am [®] single-precision of protection unit (MPU) wi The STM32L496xx devi memory controller (FSM (available on all packag and a 32-bit multi-AHB The STM32L496xx devi MCUs/MPUs List: 3 items MCUs/MPUs List: 3 items STM32L496	Vor Lip to 80 MH2. The Context state-processing instructions as hich enhances application sec- ces embed high-speed memories (C) for static memories (for de es) and an extensive range o use matrix. Ets embed several protection References Mathematication (Mathematication) References Mathematication (Mathematication) (CH4 core reatures a Floating products a floating product and data types. It also implement unity. In the second product of Flashs mevices with packages of 100 pin of enhanced I/Os and peripher at mechanisms for embedded Flashs in the second product of the second peripher second peri	tom um (FPU) single precisions that a full set of DSP instruction emory, 320 Kbyte of SRAM), is and more), a Quad SPI Fit also connected to two APB bus is connected to two APB bus is connected to two APB bus lash memory and SRAM, read	a flexible external ash memories interfi- ses, two AHB buses dout protection. writ	ace te) Export 0× Freq. 115 80 MH
Line Marketing Status Price Package Core Coprocessor MEMORY Flash = 1024 (kBytes)		operating at a frequenc Am [®] single-precision of protection unit (MPU) wi The STM32L496xx devi memory controller (FSM) (available on all packag and a 32-bit multi-AHB The STM32L496xx devi MCUs/MPUs List: 3 items MCUs/MPUs List: 3 items STM32L496 STM32L496 STM STM32L496 STM32L495 STM STM32L496 STM32L495 STM STM32L495 STM STM32L495 STM STM32L495 STM STM STM STM STM STM STM STM	y of up to su MH2. The Contex state-processing instructions a cich enhances application sec- ces embed high-speed memories (C) for static memories (for de es) and an extensive range o us matrix. Les embed several protection between the several protection de the several protect	Control reactures a Floating product of last implementation of the second	A line of the second se	a flexible external ash memories interfi- ses, two AHB buses dout protection, writ flexible and a state and a flexible and a state and a state and a state and a flexible and a state and a state and a state and a flexible and a state and a state and a s	ace
Line Marketing Status Price Package Core Coprocessor MEMORY Flash = 1024 (kBytes) 1024		operating at a frequenc Arm [®] single-precision The STM32L496x. dev memory controller (FSN (available on all packag and a 32-bit multi-AHB I The STM32L496b. devi MCUs/MPUs List: 3 items [●] Commercia. Part to [△] STM32L496. STM [△] STM32L496. STM [△] STM32L496. STM	Volupito BU MH2 The Context stat-processing instructions as hich enhances application sec- ces embed high-speed memories (C) for static memories (for de es) and an extensive range o us matrix. ces embed several protection Reference ML×S (unit PIneo M22L4962/GTAP Ac 7 8258 M32L4962/GTAP Ac 7 8258	CH4 core reatures a Floating p data types. It also implement unity. Interse (up to 1 Mbyte of Flash m evices with packages of 100 pir d enhanced UOs and periphera mechanisms for embedded Fl mechanisms for embedded Fl sy similar items for	A line of the second se	a flexible external ash memories interfues tees, two AHB buses dout protection. writ flexible 2000 and 2000 flexible 20	ace te OX Freq 15 80 MH 13 80 MH 15 80 MH
Line Marketing Status Price Package Core Coprocessor MEMORY Flash = 1024 (kBytes) 1024 EEPROM = 0 (Bytes)		operating at a frequenc Arm [®] single-precision The STM32L496xx dev memory controller (FSN (available on all packag and a 32-bit multi-AHB The STM32L496kx devi MCUs/MPUs List: 3 items [●] Commercia. Part to [●] STM32L496. STM [↑] STM32L496. STM [↑] STM32L496. STM	Vortup to su MH2. The Context stat-processing instructions as hich enhances application sec- ces embed hips-speed memories (C) for static memories (for de es) and an extensive range o uus matrix. ces embed several protection Reference Mu> (Inter Price 30214962GTx Ac 7 8258 332L4962GTx Ac 7 8258	CM4 core reatures a Floating p data types. It also implement curity. interview this packages of 100 pip fenhanced I/Os and periphera mechanisms for embedded F interchanisms for embedded F interchanisms for embedded F interchanisms for embedded F	A LOFP 144 20x20x14. LOFP 144 20x20x14.	a flexible external ash memory ash memory ash memories interfi- dout protection, write the set would be buses dout protection, write the set would be buse dout protection, write the set would be buse the set would be bused to buse the set would be bused to bused the set would be bused to buse the set would be	ace te X Freq. 15 80 MH 13 80 MH 15 80 MH
Line Marketing Status Price Package Core Coprocessor MEMORY Flash = 1024 (kBytes) 1024 EEPROM = 0 (Bytes) 0 RAM Total = 320 (kBytes)	> > > > > > > > ?	operating at a frequenc Am® single-precision The STM32L496xx dev memory controller (FSM (available on all packag and a 32-bit multi-AHB IThe STM32L496bx devi MCUs/MPUs List: 3 items ¹ Commerci. Purt to ³ STM32L496 STM ³ STM32L496 STM ³ STM32L496 STM	Vortup to su MH2. The Context stat-processing instructions as hich enhances application sec- ces embed hips-speed memories (C) for static memories (for de es) and an extensive range o sus matrix. Ces embed several protection Reference Ma\$ (Inter Deal M32L4962GTx Ac 7 8258 M32L4962GTx Ac 7 8258	CM4 core reatures a Floating products a floating product of last types. It also implement curity. Interfes (up to 1 Mbyte of Flasts mervices with packages of 100 pin of enhanced I/Os and periphera mechanisms for embedded Flast minitar items. Iter	In the type of the precision of the precision of the type of the precision	a flexible external ash memory ash memory ash memories interfi- es, two AHB buses dout protection, write the state of the state of the state dout protection, write the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state	ace be S Export S Freq. 115 80 MH 113 80 MH 115 80 MH
Line Marketing Status Price Package Core Coprocessor MEMORY Flash = 1024 (kBytes) 1024 EEPROM = 0 (Bytes) 0 RAM Total = 320 (kBytes) 320	> > > > > > > > > > > > > > > > > > >	operating at a frequenc Arm [®] single-precision protection unit (MPU) wi The STM32L496xx devi (available on all packag and a 32-bit multi-AHB The STM32L496x devi MCUs/MPUs List: 3 items MCUs/MPUs List: 3 items MCUs/MPUs List: 3 items STM32L496 STT \$TM32L496 STT \$TM32L496 STT \$TM32L496 STT	Vortup to su MH2. The Context state-processing instructions as hich enhances application sec- ces embed hips-speed memories (C) for static memories (for de es) and an extensive range o uus matrix. ces embed several protection Beference (ML=) (Junt Price 432L4962GTx Ac 7 8258 432L4962GTx Ac 7 8258	CM4 core reatures a Floating products a Hoating product of Elastic momentum of the source of the so	X0mt um (FPO) studye of SRAM), is a full set of DSP instruction emory, 320 Kbyte of SRAM), is and more), a Cuad SPI Fi als connected to two APB bus lash memory and SRAM: real X0FP 144 20x20x14. L0FP 144 20x20x14.	a flexible external ash memory ash memory ash memories interfi- es, two AHB buses dout protection. writ	ace Export 5 Export 5 80 MH 13 80 MH 15 80 MH
Line Line Marketing Status Price Package Core Coprocessor MEMORY Flash = 1024 (kBytes) 1024 EEPROM = 0 (Bytes) 0 RAM Total = 320 (kBytes) 320 RAM = 320 (kBytes)		operating at a frequenc Am [®] single-precision protection unit (MPU) wi The STM32L496xx devi (available on all packag and a 32-bit multi-AHB The STM32L496x devi MCUs/MPUs List: 3 items Commercial Part No STM32L496 STM 32 STM32L496 STM 37 ST	y of up to su MH2. The Context state-processing instructions as hich enhances application sec ces embed hips-speed memories (c) for static memories (for de es) and an extensive range o uus matrix. ces embed several protection Betrennes ML_S[Unit Price A32L4962GTx Ac 7 8258 432L4962GTx Ac 7 8258	CM4 core reatures a Floating products a Hoating product of task in the solution of the soluti	X0mt GFPU Single precision x6 a full set of DSP instruction x6 and x6 a	a flexible external ash memory a flexible external ash memories interfi- ese, two AHB buses dout protection, writ (2 Flexible 2004,	ace te S Export S Freq. 15 80 MH 13 80 MH 15 80 MH
Line Line Marketing Status Price Price Price Core Coprocessor MEMORY Flash = 1024 (kBytes) 1024 EPROM = 0 (Bytes) 0 RAM Total = 320 (kBytes) 320 RAM = 320 (kBytes) 320		operating at a frequenc Am® single-precision protection unit (MPU) wi The STM32L496xx devi memory controller (FSM (available on all packag and a 32-bit multi-AHB I The STM32L496xx devi MCUs/MPUs List: 3 items ¹ Commercia. Part No ² STM32L496 STI ² STM32L496 STI ² STM32L496 STI ² STM32L496 STI	Vor Lip to su MH2. The Context state-processing instructions as hich enhances application sec ces embed hips-speed memories (C) for static memories (for de es) and an extensive range o us matrix. ces embed several orotection References ML_SQLMC AC. T M2L4962GTX Ac. T 8258 M32L4962GTX Ac. T 8258	K-M4 core reatures a Floating p data types. It also implement curity. Interest (up to 1 Mbyte of Flash m evices with packages of 100 pir if enhanced I/Os and periphera a mechanisms for embedded Fl an enchanisms for embedded Fl inter_X Board MUCLEO_149870-P	X Paskage 2 X DFP 144 20x20x14.	a flexible external ash memory a flexible external ash memories interfi- es, two AHB buses dout protection. writ (1024 k320 k 1 1024 k320 k 1 1024 k320 k 1	ace te <u>OX Freq.</u> 15 80 MH 13 80 MH 15 80 MH
Line Line Line Line Line Line Line Line		operating at a frequenc Am® single-precision protection unit (MPU) wi The STM32L496xx devi (available on all packag and a 32-bit multi-AHB The STM32L496xx devi MCUs/MPUs List: 3 items ¹ Commercia: Part No ² STM32L496 STM ³ STM32L496 STM ³ STM32L496 STM ³ STM32L496 STM	Volupio BU MH2 The Contex State-processing instructions a lich enhances application sec ces embed high-speed memories (C) for static memories (for de es) and an extensive range o us matrix. ces embed several orolection Reference ML_X[unit Price M32L4962GTX Ac., 7 8258 M32L4962GTx Ac., 7 8258	K-M4 core reatures a Floating p d data types. It also implement curity. In encode the second second second second resk cup to 1 Mbyte of Flash m evices with packages of 100 pin if enhanced I/Os and periphera a mechanisms for embedded Fl an enchanisms for embedded Fl and second	Mont on (FPO) single precision more), 320 Kbyte of SRAM), s and more), a Quad SPI Fit is a connected to two APB bus is connected to two A	a flexible external ash memory ash memory ash memories interfu- ash memories interfu- dout protection. write (flexible 20 k. 1 1024 k. 320 k. 1 1024 k. 320 k. 1	ace te S Export 15 80 MH 13 80 MH 15 80 MH
Line Marketing Status Price Package Core Core Coprocessor MEMORY Flash = 1024 (kBytes) 1024 EEEROM = 0 (Bytes) 0 RAM Total = 320 (kBytes) 320 RAM = 320 (kBytes) 320 RAM = 320 (kBytes) 320	> > > > > > > > 1 1	operating at a frequenc Am® single-precision The STM32L496xx dev memory controller (FSM (available on all packag and a 32-bit multi-AHB The STM32L496 on all packag (available on all packag and a 32-bit multi-AHB The STM32L496 on all packag STM32L496 STM 2 STM32L496 STM 2 STM32L496 STM	Vortup to su MH2. The Context state-processing instructions as hich enhances application sec- ces embed hips-speed memories (C) for static memories (for de es) and an extensive range o sus matrix. Ces embed several protection Reference Mu>(Junt Price M32L4962GTx Ac 7 8258 M32L4962GTx Ac 7 8258	Core reatures a Floating product of last types. It also implement curity. It also implement that is a type of Flash metrics (up to 1 Mbyte of Flash metrics (up to 1 100 pin of enhanced I/Os and periphera mechanisms for embedded Flash mechanisms	A full set of single precision of the set of single precision of the set of single precision of the set of	tina supports all ememory a flexible external ash memory a flexible external ash memory aflexible external ash memory ash more supports aflexible ash memory aflexible ash many supports ash many a	ace te DEX 115 8 115 8

8. In the first step, specify the Project Name. Other options keep unchanged. Click Next to continue.

IDE STM32 Proje	ct				×
Setup STM32 pro	oject				IDE
Project					
Project Name:	project1				
🗹 Use default	location				
Location:	U:/stm_worksp	ace		В	rowse
Targeted La C C C Targeted Bi Executal Targeted Pr STM32C	nguage ++ nary Type ble O Static Lik roject Type ube O Empty	prary			
?	< Back	Next >	Finish	Ca	ancel

9. In the last step, verify if the Target and Firmware Package section information is correct (see figure below). Check if the selected Firmware Package Version is V1.17.2. If all the settings are correct, click Finish to create the project.

IDE STM32 Project		[×
Firmware Library Package Setup Setup STM32 target's firmware			10	DE
Target and Firmware Package Target Reference: STM32L496ZGTx Firmware Package Name and Version: STM32Cube FW_L4	4 V1.17.2	2 ~		
Firmware and Software Package Repository Location: K:\stm32_repository See <u>'Firmware Updater'</u> for settings related to package ins	stallation			
Code Generator Options Add necessary library files as reference in the toolchain Copy all used libraries into the project folder Copy only the necessary library files	ı project c	onfigu	ration 1	file
Over the second seco	nish	(Cancel	

10. Confirm when the IDE will ask you to open the Device Configuration Tool perspective.



11. Your first project for developing firmware for the STM32 microcontroller is ready.